

## DETAILED DESCRIPTION

### SPEECH/SOUND QUALITY

The ISD4002 ChipCorder Series includes devices offered at 4.0, 5.3, 6.4, and 8.0 KHz sampling frequencies, allowing the user a choice of speech quality options. Increasing the duration within a product series decreases the sampling frequency and bandwidth, which affects sound quality. Please refer to the ISD4002 Series Product Summary table on the front page to compare filter pass band and product durations.

Analog speech samples are stored directly into on-chip nonvolatile memory without the digitization or compression associated with other solutions. Direct analog storage provides higher quality reproduction of voice, music, tones, and sound effects than other solid-state solutions.

### DURATION

To meet end system requirements, the ISD4002 Series Products are single-chip solutions at 120, 150, 180, and 240 seconds.

### FLASH STORAGE

One of the benefits of ISD's ChipCorder technology is the use of on-chip nonvolatile memory, which provides zero-power message storage. Typically, the stored message is retained for 100 years and the device can be re-recorded over 100,000 times.

### MICROCONTROLLER INTERFACE

A four-wire (SCLK, MOSI, MISO,  $\overline{SS}$ ) SPI interface is provided for ISD4002 control and addressing functions. The ISD4002 is configured to operate as a peripheral slave device, with a microcontroller-based SPI bus interface. Read/write access to all the internal registers occurs through this SPI interface. An interrupt signal (INT) and internal read-only Status Register are provided for handshake purposes.

### PROGRAMMING

The ISD4002 Series is also ideal for playback-only applications, where single or multiple message playback is controlled through the SPI port. Once the desired message configuration is created, duplicates can easily be generated via an ISD programmer.

**Figure 1: ISD4002 Series TSOP and PDIP/SOIC Pinouts**





Figure 2: ISD4002 CSP Pinout



Name	Ball Location	TSOP Pin #
V <sub>SSA</sub>	A2	18
AM CAP	A3	22
ANA IN+	A4	25
V <sub>SSA</sub>	B1	17
AUDOUT	B2	20
ANA IN-	B3	24
V <sub>CCA</sub>	B4	26
V <sub>SSD1</sub>	C1	12
V <sub>SSD2</sub>	C2	N/A
V <sub>CCD2</sub>	C3	N/A

Name	Ball Location	TSOP Pin #
V <sub>SSA</sub>	C4	1
MOSI	D1	10
SCLK	D2	8
XCLK	D3	6
RAC	D4	2
MISO	E1	11
SS	E2	9
V <sub>CCD1</sub>	E3	7
INT	E4	5

## PIN DESCRIPTIONS

### VOLTAGE INPUTS (V<sub>CCA</sub>, V<sub>CCD</sub>)

To minimize noise, the analog and digital circuits in the ISD4002 devices use separate power busses. These +3 V busses are brought out to separate pins and should be tied together as close to the supply as possible. In addition, these supplies should be decoupled as close to the package as possible.


### GROUND INPUTS (V<sub>SSA</sub>, V<sub>SSD</sub>)

The ISD4002 Series utilizes separate analog and digital ground busses. The analog ground (V<sub>SSA</sub>) pins should be tied together as close to the package as possible and connected through a low-impedance path to power supply ground. The digital ground (V<sub>SSD</sub>) pin should be connected through a separate low-impedance path to power supply ground. These ground paths should be large enough to ensure that the impedance between the V<sub>SSA</sub> pins and the V<sub>SSD</sub> pin is less than 3 Ω. The backside of the die is connected to V<sub>SS</sub> through the substrate resistance. In a chip-on-board design, the die attach area must be connected to V<sub>SS</sub> or left floating.

### NON-INVERTING ANALOG INPUT (ANA IN+)

This pin is the non-inverting analog input that transfers the signal to the device for recording. The analog input amplifier can be driven single ended or differentially. In the single-ended input mode, a 32 mVp-p (peak-to-peak) maximum signal should be capacitively connected to this pin for optimal signal quality. The external capacitor associated with ANA IN+ together with the 3 KΩ input impedance are selected to give cutoff at the low frequency end of the voice passband. In the differential-input mode, the maximum input signal at ANA IN+ should be 16 mVp-p for optimal signal quality. The circuit connections for the two modes are shown in the ISD4002 Series ANA IN Modes figures on page 3.

Figure 3: ISD4002 Series ANA IN Modes



### INVERTING ANALOG INPUT (ANA IN–)

This pin is the inverting analog input that transfers the signal to the device for recording in the differential-input mode. In this differential-input mode, a 16 mVp-p maximum input signal at ANA IN– should be capacitively coupled to this pin for optimal signal quality, as shown in the ISD4002 Series ANA IN Modes, Figure 3. This capacitor value should be equal to the coupling capacitor used on the ANA IN+ pin. The input impedance at ANA IN– is nominally 56 kΩ. In the single-ended mode, ANA IN– should be capacitively coupled to  $V_{SSA}$  through a capacitor equal to that used on the ANA IN+ input.

### AUDIO OUTPUT (AUD OUT)

This pin provides the audio output to the user. It is capable of driving a 5 kΩ impedance. It is recommended that this pin be AC coupled.

**NOTE** The AUD OUT pin is always at 1.2 volts when the device is powered up. When in playback, the output buffer connected to this pin can drive a load as small as 5 kΩ. When in record, a resistor connects AUD OUT to the internal 1.2 volt analog ground supply. This resistor is approximately 850 kΩ, but will vary somewhat according to the sample rate of the device. This relatively high impedance allows this pin to be connected to an audio bus without loading it down.

### SLAVE SELECT ( $\overline{SS}$ )

This input, when LOW, will select the ISD4002 device.

### MASTER OUT SLAVE IN (MOSI)

This is the serial input to the ISD4002 device. The master microcontroller places data on the MOSI line one half-cycle before the rising clock edge to be clocked in by the ISD4002 device.

### MASTER IN SLAVE OUT (MISO)

This is the serial output of the ISD4002 device. This output goes into a high-impedance state if the device is not selected.

### SERIAL CLOCK (SCLK)

This is the clock input to the ISD4002. It is generated by the master device (microcontroller) and is used to synchronize data transfers in and out of the device through the MISO and MOSI lines. Data is latched into the ISD4002 on the rising edge of SCLK and shifted out of the device on the falling edge of SCLK.

### INTERRUPT (INT)


The ISD4002 interrupt pin goes LOW and stays LOW when an Overflow (OVF) or End of Message (EOM) marker is detected. This is an open drain output pin. Each operation that ends in an EOM or OVF will generate an interrupt including the message cueing cycles. The interrupt will be cleared the next time an SPI cycle is initiated. The interrupt status can be read by an RINT instruction.

*Overflow Flag (OVF)*—The Overflow flag indicates that the end of the ISD4002's analog memory has been reached during a record or playback operation.

*End of Message (EOM)*—The End-of-Message flag is set only during playback operation when an EOM is found. There are eight EOM flag position options per row.

### ROW ADDRESS CLOCK (RAC)

This is an open drain output pin that provides a signal with a 200 ms period at the 8 KHz sampling frequency. (This represents a single row of memory and there are 600 rows of memory in the ISD4002 Series devices.) This signal stays HIGH for 175 ms and stays LOW for 25 ms when it reaches the end of a row.



The RAC pin stays HIGH for 218.75  $\mu$ sec and stays LOW for 31.25  $\mu$ sec in Message Cueing mode (see page 6 for a more detailed description of Message Cueing). Refer to the AC Parameters table for RAC timing information on other sample rate products.

When a record command is first initiated, the RAC pin remains HIGH for an extra  $T_{RACLO}$  period. This is due to the need to load sample and hold circuits internal to the device. This pin can be used for message management techniques.

### EXTERNAL CLOCK INPUT (XCLK)

The external clock input for the ISD4002 products has an internal pull-down device. These products are configured at the factory with an internal sampling clock frequency centered to  $\pm 1$  percent of specification. The frequency is then maintained to a variation of  $\pm 2.25$  percent over the entire commercial temperature and operating voltage ranges. The internal clock has a  $-6/+4$  percent tolerance, over the extended temperature, industrial temperature and voltage ranges. A regulated power supply is recommended for industrial temperature range parts. If greater precision is required, the device can be clocked through the XCLK pin in Table 18.

**Table 18: External Clock Input Clocking Table**

Part Number	Sample Rate	Required Clock
ISD4002-120	8.0 KHz	1024 KHz
ISD4002-150	6.4 KHz	819.2 KHz
ISD4002-180	5.3 KHz	682.7 KHz
ISD4002-240	4.0 KHz	512 KHz

These recommended clock rates should not be varied because the anti-aliasing and smoothing filters are fixed. Thus, aliasing problems can occur if the sample rate differs from the one recommended. The duty cycle on the input clock is not critical, as the clock is immediately divided by two internally. ***If the XCLK is not used, this input should be connected to ground.***

#### **AUTOMUTE™ FEATURE (AM CAP)**

This pin is used in controlling the AutoMute feature. The AutoMute feature attenuates the signal when it drops below an internally set threshold. This helps to eliminate noise (with 6 dB of attenuation) when there is no signal (i.e., during periods of silence). A 1  $\mu$ F capacitor to ground should be connected to the AM CAP pin. This capacitor becomes a part of an internal peak detector which senses the signal amplitude (peak). This peak level is compared to an internally set threshold to determine the AutoMute trip point. For large signals the AutoMute attenuation is set to 0 dB while 6 dB of attenuation occurs for silence. The 1  $\mu$ F capacitor also affects the rate at which the AutoMute feature changes with the signal amplitude (or the attack time). The Automute feature can be disabled by connecting the AM CAP pin to  $V_{CCA}$ .

## **SERIAL PERIPHERAL INTERFACE (SPI) DESCRIPTION**

The ISD4002 series operates from an SPI serial interface. The SPI interface operates with the following protocol.

The data transfer protocol assumes that the microcontroller's SPI shift registers are clocked on the falling edge of the SCLK. With the ISD4002, data is clocked in on the MOSI pin on the rising clock edge. Data is clocked out on the MISO pin on the falling clock edge.

1. All serial data transfers begin with the falling edge of  $\overline{SS}$  pin.
2.  $\overline{SS}$  is held LOW during all serial communications and held HIGH between instructions.
3. Data is clocked in on the rising clock edge and data is clocked out on the falling clock edge.
4. Play and record operations are initiated by enabling the device by asserting the  $\overline{SS}$  pin LOW, shifting in an opcode and an address field to the ISD4002 device (refer to the Opcode Summary on the following page).
5. The opcodes and address fields are as follows: <5 control bits> and <11 address bits>.
6. Each operation that ends in an EOM or Overflow will generate an interrupt, including the Message Cueing cycles. The Interrupt will be cleared the next time an SPI cycle is initiated.
7. As Interrupt data is shifted out of the ISD4002 MISO pin, control and address data is simultaneously being shifted into the MOSI pin. Care should be taken such that the data shifted in is compatible with current system operation. It is possible to read interrupt data and start a new operation within the same SPI cycle.
8. An operation begins with the RUN bit set and ends with the RUN bit reset.
9. All operations begin with the rising edge of  $\overline{SS}$ .

## MESSAGE CUEING

Message cueing allows the user to skip through messages, without knowing the actual physical location of the message. This operation is used during playback. In this mode, the messages are

skipped 1600 times faster than in normal playback mode. It will stop when an EOM marker is reached. Then, the internal address counter will point to the next message.

**Table 19: Opcode Summary**

Instruction	Opcode <5 bits> Address <11 bits>	Operational Summary
POWERUP	00100 <XXXXXXXXXX>	Power-Up: Device will be ready for an operation after $T_{PUD}$ .
SETPLAY	11100 <0, A9–A0>	Initiates playback from address <A9–A0>.
PLAY	11110 <XXXXXXXXXX>	Playback from the current address (until EOM or OVF).
SETREC	10100 <0, A9–A0>	Initiates a record operation from address <A9–A0>.
REC	10110 <XXXXXXXXXX>	Records from current address until OVF is reached.
SETMC	11101 <0, A9–A0>	Initiates Message Cueing (MC) from address <A9–A0>.
MC <sup>(1)</sup>	11111 <XXXXXXXXXX>	Performs a Message Cue. Proceeds to the end of the current message (EOM) or enters OVF condition if no more messages are present.
STOP	0X110 <XXXXXXXXXX>	Stops current operation.
STOPPWRDN	0X01X <XXXXXXXXXX>	Stops current Operation and enters stand-by (power-down) mode.
RINT <sup>(2)</sup>	0X110 <XXXXXXXXXX>	Read Interrupt status bits: Overflow and EOM.

1. Message Cueing can be selected only at the beginning of a play operation.
2. As the Interrupt data is shifted out of the ISD4002, control and address data is being shifted in. Care should be taken such that the data shifted in is compatible with current system operation. It is possible to read interrupt data and start a new operation at the same time. See Figure 6 through Figure 9 for Opcode format.

## POWER-UP SEQUENCE

The ISD4002 will be ready for an operation after  $T_{PUD}$  (approximately 25 ms for 8 KHz sample rate). The user needs to wait  $T_{PUD}$  before issuing an operational command. For example, to play from address 00 the following programming cycle should be used.

### Playback Mode

1. Send POWERUP command.
2. Wait  $T_{PUD}$  (power-up delay).
3. Send SETPLAY command with address 00.
4. Send PLAY command.

The device will start playback at address 00 and it will generate an interrupt when an EOM is reached. It will then stop playback.

### Record Mode


1. Send POWERUP command.
2. Wait  $T_{PUD}$  (power-up delay).
3. Send POWERUP command.
4. Wait 2 x  $T_{PUD}$  (power-up delay).
5. Send SETREC command with address 00.
6. Send REC command.

The device will start recording at address 00 and it will generate an interrupt when an overflow is reached (end of memory array). It will then stop recording.

## SPI PORT

The following diagram describes the SPI port and the control bits associated with it.

**Figure 4: SPI Port**




## SPI CONTROL REGISTER

The SPI control register provides control of individual device functions such as play, record, message cueing, power-up and power-down, start and stop operations, and ignore address pointers.

**Table 20: SPI Control Register**

Control Register	Bit	Device Function	Control Register	Bit	Device Function
RUN		Enable or Disable an operation	PU		Master power control
= 1		Start	= 1		Power-Up
= 0		Stop	= 0		Power-Down
P/ $\bar{R}$		Selects play or record operation	IAB <sup>(1)</sup>		Ignore address control bit
= 1		Play	= 1		Ignore input address register (A9–A0)
= 0		Record	= 0		Use the input address register contents for an operation (A9–A0)
MC		Enable or Disable Message Cueing	P9–P0		Output of the row pointer register
= 1		Enable Message Cueing	A9–A0		Input address register
= 0		Disable Message Cueing			

1. When IAB (Ignore Address Bit) is set to 0, a playback or record operation starts from address (A9–A0). For consecutive playback or record, IAB should be changed to a 1 before the end of that row (see RAC timing). Otherwise the ISD4002 will repeat the operation from the same row address. For memory management, the Row Address Clock (RAC) pin and IAB can be used to move around the memory segments.

**Figure 5: SPI Interface Simplified Block Diagram****Table 21: Absolute Maximum Ratings (Packaged Parts)<sup>(1)</sup>**

Condition	Value
Junction temperature	150°C
Storage temperature range	-65°C to +150°C
Voltage applied to any pin	(V <sub>SS</sub> - 0.3 V) to (V <sub>CC</sub> + 0.3 V)
Voltage applied to any pin (Input current limited to ±20 mA)	(V <sub>SS</sub> - 1.0 V) to (V <sub>CC</sub> + 1.0 V)
Voltage applied to MOSI, SCLK, and $\overline{SS}$ pins (Input current limited to ±20 mA)	(V <sub>SS</sub> - 1.0 V) to (V <sub>CC</sub> + 1.0 V)
Lead temperature (soldering - 10 seconds)	300°C
V <sub>CC</sub> - V <sub>SS</sub>	-0.3 V to +7.0 V

**1.** Stresses above those listed may cause permanent damage to the device. Exposure to the absolute maximum ratings may affect device reliability. Functional operation is not implied at these conditions.

**Table 22: Operating Conditions (Packaged Parts)**

Condition	Value
Commercial operating temperature range <sup>(1)</sup>	0°C to +70°C
Extended operating temperature <sup>(1)</sup>	-20°C to +70°C
Industrial operating temperature <sup>(1)</sup>	-40°C to +85°C
Supply voltage (V <sub>CC</sub> ) <sup>(2)</sup>	+2.7 V to +3.3 V
Ground voltage (V <sub>SS</sub> ) <sup>(3)</sup>	0 V

**1.** Case temperature.

**2.** V<sub>CC</sub> = V<sub>CCA</sub> = V<sub>CCD</sub>.

**3.** V<sub>SS</sub> = V<sub>SSA</sub> = V<sub>SSD</sub>.

**Table 23: DC Parameters (Packaged Parts)**

Symbol	Parameters	Min <sup>(2)</sup>	Typ <sup>(1)</sup>	Max <sup>(2)</sup>	Units	Conditions
V <sub>IL</sub>	Input Low Voltage			V <sub>CC</sub> × 0.2	V	
V <sub>IH</sub>	Input High Voltage	V <sub>CC</sub> × 0.8			V	
V <sub>OL</sub>	Output Low Voltage			0.4	V	I <sub>OL</sub> = 10 μA
V <sub>OL1</sub>	RAC, $\overline{\text{INT}}$ Output Low Voltage			0.4	V	I <sub>OL</sub> = 1 mA
V <sub>OH</sub>	Output High Voltage	V <sub>CC</sub> – 0.4			V	I <sub>OH</sub> = –10 μA
I <sub>CC</sub>	V <sub>CC</sub> Current (Operating) — Playback — Record		15 25	30 40	mA mA	R <sub>EXT</sub> = ∞ <sup>(3)</sup> R <sub>EXT</sub> = ∞ <sup>(3)</sup>
I <sub>SB</sub>	V <sub>CC</sub> Current (Standby)		1	10	μA	<sup>(3)</sup> <sup>(4)</sup>
I <sub>IL</sub>	Input Leakage Current			±1	μA	
I <sub>HZ</sub>	MISO Tristate Current		1	10	μA	
R <sub>EXT</sub>	Output Load Impedance	5			KΩ	
R <sub>ANA IN+</sub>	ANA IN+ Input Resistance	2.2	3.0	3.8	KΩ	
R <sub>ANA IN–</sub>	ANA IN– Input Resistance	40	56	71	KΩ	
A <sub>ARP</sub>	ANA IN+ or ANA IN– to AUD OUT Gain		25		dB	<sup>(5)</sup>

1. Typical values: T<sub>A</sub> = 25°C and 3.0 V.

2. All min/max limits are guaranteed by ISD via electrical testing or characterization. Not all specifications are 100 percent tested.

3. V<sub>CCA</sub> and V<sub>CCD</sub> connected together.

4.  $\overline{\text{SS}}$  = V<sub>CCA</sub> = V<sub>CCD</sub>, XCLK = MOSI = V<sub>SSA</sub> = V<sub>SSD</sub> and all other pins floating.

5. Measured with AutoMute feature disabled.

**Table 24: AC Parameters (Packaged Parts)**

Symbol	Characteristic		Min <sup>(2)</sup>	Typ <sup>(1)</sup>	Max <sup>(2)</sup>	Units	Conditions
F <sub>S</sub>	Sampling Frequency	ISD4002-120		8.0		KHz	<sup>(5)</sup>
		ISD4002-150		6.4		KHz	<sup>(5)</sup>
		ISD4002-180		5.3		KHz	<sup>(5)</sup>
		ISD4002-240		4.0		KHz	<sup>(5)</sup>
F <sub>CF</sub>	Filter Pass Band	ISD4002-120		3.4		KHz	3-dB Roll-Off Point <sup>(3)</sup> <sup>(7)</sup>
		ISD4002-150		2.7		KHz	3-dB Roll-Off Point <sup>(3)</sup> <sup>(7)</sup>
		ISD4002-180		2.3		KHz	3-dB Roll-Off Point <sup>(3)</sup> <sup>(7)</sup>
		ISD4002-240		1.7		KHz	3-dB Roll-Off Point <sup>(3)</sup> <sup>(7)</sup>
T <sub>REC</sub>	Record Duration	ISD4002-120		120		sec	<sup>(6)</sup>
		ISD4002-150		150		sec	<sup>(6)</sup>
		ISD4002-180		180		sec	<sup>(6)</sup>
		ISD4002-240		240		sec	<sup>(6)</sup>

Table 24: AC Parameters (Packaged Parts)

Symbol	Characteristic	Min <sup>(2)</sup>	Typ <sup>(1)</sup>	Max <sup>(2)</sup>	Units	Conditions
T <sub>PLAY</sub>	Playback Duration		ISD4002-120	120	sec	(6)
			ISD4002-150	150	sec	(6)
			ISD4002-180	180	sec	(6)
			ISD4002-240	240	sec	(6)
T <sub>PUD</sub>	Power-Up Delay		ISD4002-120	25	msec	
			ISD4002-150	31.25	msec	
			ISD4002-180	37.5	msec	
			ISD4002-240	50	msec	
T <sub>STOP</sub> or T <sub>PAUSE</sub>	Stop or Pause in Record or Play		ISD4002-120	50	msec	
			ISD4002-150	62.5	msec	
			ISD4002-180	75	msec	
			ISD4002-240	100	msec	
T <sub>RAC</sub>	RAC Clock Period		ISD4002-120	200	msec	(10)
			ISD4002-150	250	msec	(10)
			ISD4002-180	300	msec	(10)
			ISD4002-240	400	msec	(10)
T <sub>RACLO</sub>	RAC Clock Low Time		ISD4002-120	25	msec	
			ISD4002-150	31.25	msec	
			ISD4002-180	37.5	msec	
			ISD4002-240	50	msec	
T <sub>RACM</sub>	RAC Clock Period in Message Cueing Mode		ISD4002-120	125	μsec	
			ISD4002-150	156.3	μsec	
			ISD4002-180	187.5	μsec	
			ISD4002-240	250	μsec	
T <sub>RACML</sub>	RAC Clock Low Time in Message Cueing Mode		ISD4002-120	15.63	μsec	
			ISD4002-150	19.53	μsec	
			ISD4002-180	23.44	μsec	
			ISD4002-240	31.25	μsec	
THD	Total Harmonic Distortion		1	2	%	@ 1 KHz
V <sub>IN</sub>	ANA IN Input Voltage			32	mV	Peak-to-Peak <sup>(4)</sup> (8) (9)

1. Typical values:  $T_A = 25^\circ\text{C}$  and 3.0 V.
2. All min/max limits are guaranteed by ISD via electrical testing or characterization. Not all specifications are 100 percent tested.
3. Low-frequency cut off depends upon the value of external capacitors (see Pin Descriptions).
4. Single-ended input mode. In the differential input mode,  $V_{IN}$  maximum for ANA IN+ and ANA IN- is 16 mVp-p.
5. Sampling Frequency can vary as much as  $\pm 2.25$  percent over the commercial temperature, and voltage ranges, and  $-6/+4$  percent over the extended temperature, industrial temperature and voltage ranges. For greater stability, an external clock can be utilized (see Pin Descriptions).
6. Playback and Record Duration can vary as much as  $\pm 2.25$  percent over the commercial temperature and voltage ranges, and  $-4/+6$  percent over the extended temperature, industrial temperature and voltage ranges. For greater stability, an external clock can be utilized (see Pin Descriptions).
7. Filter specification applies to the anti-aliasing filter and the smoothing filter. Therefore, from input to output, expect a 6dB drop by nature of passing through both filters.
8. The typical output voltage will be approximately 570 mVp-p with  $V_{IN}$  at 32 mVp-p.
9. For optimal signal quality, this maximum limit is recommended.
10. When a record command is sent,  $T_{RAC} = T_{RAC} + T_{RACLO}$  on the first row addressed.